


01. Block Diagram
02. System Setting
03. CPU_CM0/CM1/CM2/ADP/DCI
04. CPU_DBG
05. CPU_GND
06. CPU_CM1/CM2
07. CPU_XDP
08. CPU_PWR
09. CPU_PWR
10. CPU_POWER_CAP
11. TST_APin-Aldge
12. TST_APin-382/Type C
13. TST_PWR
14. DIM_DCM0-DC/DCM4 A(0) RST
15. DIM_DCM0-DC/DCM4 B(0) RST
16. DIM_CNA/DQ Voltage
17. PCB-CPT(1)_I2DA/RTC/JTA
18. PCB-CPT(1)_PCIE150/MSIC
19. PCB-CPT(1)_CLK/LPC/USB
20. PCB-CPT(4)_CM/ADP/dp
21. PCB-CPT(5)_SPI
22. PCB-CPT(6)_GPIO
23. PCB-CPT(7)_POWER/GND
24. PCB-CPT(8)_PCIE150/MSIC
25. PCB-SIT1 ROM/OTW
26. PCB_XDP
27. KBC_INT8995
28. KBC_KB_TST
29. RST_Reset Circuit
30. H_RST_TST/PCIE150
31. AUD_AIC23C50S
32. AUD-Headphone
33. USB3.0 port
34. AUD-Speaker
35. HOFF_SSD
36. CH_CLK12135
37. CLK_LPC
38. CNT_ADP
39. DP
40. HDMI
50. FAN Thermal Sensor & FAN
51. HDD
52. USB3.0 port
53. HOFF Type_UBANBAT
56. LED & COB
57. DSG Discharge
58. PFC_Protect
60. DC/DCAT IN
67. acrowe hold
68. EMI
69. CPU_FIC1 I/F
71. GPU_POWER
72. GPU_FRAME BUFFER
73. VRAM-CHANNEL A
74. VRAM-CHANNEL B
75. VRAM-CHANNEL C
76. VRAM-CHANNEL D
77. VRAM-CAP/Up1050
78. GPU_CLOCK/STRAP/GPIO
79. VRAM/HDMI/Edp/Sp/GPIO
80. PWR_BATTERY A
81. PWR_BATTERY (2)
83. PW_1.0V/SSD
86. PW_1.2V/1.2V/2.5V
87. PW_3VADMS/VRAM
88. PW_LOAD Switch
89. PWR_CHARGER
90. PWR_PROTECTION
91. PW_HVYDIO (1)
92. PW_HVYDIO (2)
94. PW_#FWDQQ
96. PW_#L2VS_FAN
97. PW_#1.8V_ACH
98. PWR_LPC
99. PWR_FLOW CHART
100. Power On Timing->AC


GM501GS Block Diagram

Coffee Lake Platform



PCH_CPU GPIO

GPIO	Pin No.	Signal Name	IO Type	IO Mode	IO Value
GPIO0	1	GPIO0	Input	0	0
GPIO1	2	GPIO1	Input	0	0
GPIO2	3	GPIO2	Input	0	0
GPIO3	4	GPIO3	Input	0	0
GPIO4	5	GPIO4	Input	0	0
GPIO5	6	GPIO5	Input	0	0
GPIO6	7	GPIO6	Input	0	0
GPIO7	8	GPIO7	Input	0	0
GPIO8	9	GPIO8	Input	0	0
GPIO9	10	GPIO9	Input	0	0
GPIO10	11	GPIO10	Input	0	0
GPIO11	12	GPIO11	Input	0	0
GPIO12	13	GPIO12	Input	0	0
GPIO13	14	GPIO13	Input	0	0
GPIO14	15	GPIO14	Input	0	0
GPIO15	16	GPIO15	Input	0	0
GPIO16	17	GPIO16	Input	0	0
GPIO17	18	GPIO17	Input	0	0
GPIO18	19	GPIO18	Input	0	0
GPIO19	20	GPIO19	Input	0	0
GPIO20	21	GPIO20	Input	0	0
GPIO21	22	GPIO21	Input	0	0
GPIO22	23	GPIO22	Input	0	0
GPIO23	24	GPIO23	Input	0	0
GPIO24	25	GPIO24	Input	0	0
GPIO25	26	GPIO25	Input	0	0
GPIO26	27	GPIO26	Input	0	0
GPIO27	28	GPIO27	Input	0	0
GPIO28	29	GPIO28	Input	0	0
GPIO29	30	GPIO29	Input	0	0
GPIO30	31	GPIO30	Input	0	0
GPIO31	32	GPIO31	Input	0	0
GPIO32	33	GPIO32	Input	0	0
GPIO33	34	GPIO33	Input	0	0
GPIO34	35	GPIO34	Input	0	0
GPIO35	36	GPIO35	Input	0	0
GPIO36	37	GPIO36	Input	0	0
GPIO37	38	GPIO37	Input	0	0
GPIO38	39	GPIO38	Input	0	0
GPIO39	40	GPIO39	Input	0	0
GPIO40	41	GPIO40	Input	0	0
GPIO41	42	GPIO41	Input	0	0
GPIO42	43	GPIO42	Input	0	0
GPIO43	44	GPIO43	Input	0	0
GPIO44	45	GPIO44	Input	0	0
GPIO45	46	GPIO45	Input	0	0
GPIO46	47	GPIO46	Input	0	0
GPIO47	48	GPIO47	Input	0	0
GPIO48	49	GPIO48	Input	0	0
GPIO49	50	GPIO49	Input	0	0
GPIO50	51	GPIO50	Input	0	0
GPIO51	52	GPIO51	Input	0	0
GPIO52	53	GPIO52	Input	0	0
GPIO53	54	GPIO53	Input	0	0
GPIO54	55	GPIO54	Input	0	0
GPIO55	56	GPIO55	Input	0	0
GPIO56	57	GPIO56	Input	0	0
GPIO57	58	GPIO57	Input	0	0
GPIO58	59	GPIO58	Input	0	0
GPIO59	60	GPIO59	Input	0	0
GPIO60	61	GPIO60	Input	0	0
GPIO61	62	GPIO61	Input	0	0
GPIO62	63	GPIO62	Input	0	0
GPIO63	64	GPIO63	Input	0	0
GPIO64	65	GPIO64	Input	0	0
GPIO65	66	GPIO65	Input	0	0
GPIO66	67	GPIO66	Input	0	0
GPIO67	68	GPIO67	Input	0	0
GPIO68	69	GPIO68	Input	0	0
GPIO69	70	GPIO69	Input	0	0
GPIO70	71	GPIO70	Input	0	0
GPIO71	72	GPIO71	Input	0	0
GPIO72	73	GPIO72	Input	0	0
GPIO73	74	GPIO73	Input	0	0
GPIO74	75	GPIO74	Input	0	0
GPIO75	76	GPIO75	Input	0	0
GPIO76	77	GPIO76	Input	0	0
GPIO77	78	GPIO77	Input	0	0
GPIO78	79	GPIO78	Input	0	0
GPIO79	80	GPIO79	Input	0	0
GPIO80	81	GPIO80	Input	0	0
GPIO81	82	GPIO81	Input	0	0
GPIO82	83	GPIO82	Input	0	0
GPIO83	84	GPIO83	Input	0	0
GPIO84	85	GPIO84	Input	0	0
GPIO85	86	GPIO85	Input	0	0
GPIO86	87	GPIO86	Input	0	0
GPIO87	88	GPIO87	Input	0	0
GPIO88	89	GPIO88	Input	0	0
GPIO89	90	GPIO89	Input	0	0
GPIO90	91	GPIO90	Input	0	0
GPIO91	92	GPIO91	Input	0	0
GPIO92	93	GPIO92	Input	0	0
GPIO93	94	GPIO93	Input	0	0
GPIO94	95	GPIO94	Input	0	0
GPIO95	96	GPIO95	Input	0	0
GPIO96	97	GPIO96	Input	0	0
GPIO97	98	GPIO97	Input	0	0
GPIO98	99	GPIO98	Input	0	0
GPIO99	100	GPIO99	Input	0	0
GPIO100	101	GPIO100	Input	0	0
GPIO101	102	GPIO101	Input	0	0
GPIO102	103	GPIO102	Input	0	0
GPIO103	104	GPIO103	Input	0	0
GPIO104	105	GPIO104	Input	0	0
GPIO105	106	GPIO105	Input	0	0
GPIO106	107	GPIO106	Input	0	0
GPIO107	108	GPIO107	Input	0	0
GPIO108	109	GPIO108	Input	0	0
GPIO109	110	GPIO109	Input	0	0
GPIO110	111	GPIO110	Input	0	0
GPIO111	112	GPIO111	Input	0	0
GPIO112	113	GPIO112	Input	0	0
GPIO113	114	GPIO113	Input	0	0
GPIO114	115	GPIO114	Input	0	0
GPIO115	116	GPIO115	Input	0	0
GPIO116	117	GPIO116	Input	0	0
GPIO117	118	GPIO117	Input	0	0
GPIO118	119	GPIO118	Input	0	0
GPIO119	120	GPIO119	Input	0	0
GPIO120	121	GPIO120	Input	0	0
GPIO121	122	GPIO121	Input	0	0
GPIO122	123	GPIO122	Input	0	0
GPIO123	124	GPIO123	Input	0	0
GPIO124	125	GPIO124	Input	0	0
GPIO125	126	GPIO125	Input	0	0
GPIO126	127	GPIO126	Input	0	0
GPIO127	128	GPIO127	Input	0	0
GPIO128	129	GPIO128	Input	0	0
GPIO129	130	GPIO129	Input	0	0
GPIO130	131	GPIO130	Input	0	0
GPIO131	132	GPIO131	Input	0	0
GPIO132	133	GPIO132	Input	0	0
GPIO133	134	GPIO133	Input	0	0
GPIO134	135	GPIO134	Input	0	0
GPIO135	136	GPIO135	Input	0	0
GPIO136	137	GPIO136	Input	0	0
GPIO137	138	GPIO137	Input	0	0
GPIO138	139	GPIO138	Input	0	0
GPIO139	140	GPIO139	Input	0	0
GPIO140	141	GPIO140	Input	0	0
GPIO141	142	GPIO141	Input	0	0
GPIO142	143	GPIO142	Input	0	0
GPIO143	144	GPIO143	Input	0	0
GPIO144	145	GPIO144	Input	0	0
GPIO145	146	GPIO145	Input	0	0
GPIO146	147	GPIO146	Input	0	0
GPIO147	148	GPIO147	Input	0	0
GPIO148	149	GPIO148	Input	0	0
GPIO149	150	GPIO149	Input	0	0
GPIO150	151	GPIO150	Input	0	0
GPIO151	152	GPIO151	Input	0	0
GPIO152	153	GPIO152	Input	0	0
GPIO153	154	GPIO153	Input	0	0
GPIO154	155	GPIO154	Input	0	0
GPIO155	156	GPIO155	Input	0	0
GPIO156	157	GPIO156	Input	0	0
GPIO157	158	GPIO157	Input	0	0
GPIO158	159	GPIO158	Input	0	0
GPIO159	160	GPIO159	Input	0	0
GPIO160	161	GPIO160	Input	0	0
GPIO161	162	GPIO161	Input	0	0
GPIO162	163	GPIO162	Input	0	0
GPIO163	164	GPIO163	Input	0	0
GPIO164	165	GPIO164	Input	0	0
GPIO165	166	GPIO165	Input	0	0
GPIO166	167	GPIO166	Input	0	0
GPIO167	168	GPIO167	Input	0	0
GPIO168	169	GPIO168	Input	0	0
GPIO169	170	GPIO169	Input	0	0
GPIO170	171	GPIO170	Input	0	0
GPIO171	172	GPIO171	Input	0	0
GPIO172	173	GPIO172	Input	0	0
GPIO173	174	GPIO173	Input	0	0
GPIO174	175	GPIO174	Input	0	0
GPIO175	176	GPIO175	Input	0	0
GPIO176	177	GPIO176	Input	0	0
GPIO177	178	GPIO177	Input	0	0
GPIO178	179	GPIO178	Input	0	0
GPIO179	180	GPIO179	Input	0	0
GPIO180	181	GPIO180	Input	0	0
GPIO181	182	GPIO181	Input	0	0
GPIO182	183	GPIO182	Input	0	0
GPIO183	184	GPIO183	Input	0	0
GPIO184	185	GPIO184	Input	0	0
GPIO185	186	GPIO185	Input	0	0
GPIO186	187	GPIO186	Input	0	0
GPIO187	188	GPIO187	Input	0	0
GPIO188	189	GPIO188	Input	0	0
GPIO189	190	GPIO189	Input	0	0
GPIO190	191	GPIO190	Input	0	0
GPIO191	192	GPIO191	Input	0	0
GPIO192	193	GPIO192	Input	0	0
GPIO193	194	GPIO193	Input	0	0
GPIO194	195	GPIO194	Input	0	0
GPIO195	196	GPIO195	Input	0	0
GPIO196	197	GPIO196	Input	0	0
GPIO197	198	GPIO197	Input	0	0
GPIO198	199	GPIO198	Input	0	0
GPIO199	200	GPIO199	Input	0	0
GPIO200	201	GPIO200	Input	0	0
GPIO201	202	GPIO201	Input	0	0
GPIO202	203	GPIO202	Input	0	0
GPIO203	204	GPIO203	Input	0	0
GPIO204	205	GPIO204	Input	0	0
GPIO205	206	GPIO205	Input	0	0
GPIO206	207	GPIO206	Input	0	0
GPIO207	208	GPIO207	Input	0	0
GPIO208	209	GPIO208	Input	0	0
GPIO209	210	GPIO209	Input	0	0
GPIO210	211	GPIO210	Input	0	0
GPIO211	212	GPIO211	Input	0	0
GPIO212	213	GPIO212	Input	0	0
GPIO213	214	GPIO213	Input	0	0
GPIO214	215	GPIO214	Input	0	0
GPIO215	216	GPIO215	Input	0	0
GPIO216	217	GPIO216	Input	0	0
GPIO217	218	GPIO217	Input	0	0
GPIO218	219	GPIO218	Input	0	0
GPIO219	220	GPIO219	Input	0	0
GPIO220	221	GPIO220	Input	0	0
GPIO221	222	GPIO221	Input	0	0
GPIO222	223	GPIO222	Input	0	0
GPIO223	224	GPIO223	Input	0	0
GPIO224	225	GPIO224	Input	0	0
GPIO225	226	GPIO225	Input	0	0
GPIO226	227	GPIO226	Input	0	0
GPIO227	228	GPIO227	Input	0	0
GPIO228	229	GPIO228	Input	0	0
GPIO229	230	GPIO229	Input	0	0
GPIO230	231	GPIO230	Input	0	0
GPIO231	232	GPIO231	Input	0	0
GPIO232	233	GPIO232	Input	0	0
GPIO233	234	GPIO233	Input	0	0
GPIO234	235	GPIO234	Input	0	0
GPIO235	236	GPIO235	Input	0	0
GPIO236	237	GPIO236	Input	0	0
GPIO237	238	GPIO237	Input	0	0
GPIO238	239	GPIO238	Input	0	0
GPIO239	240	GPIO239	Input	0	0
GPIO240	241	GPIO240	Input	0	0
GPIO241	242	GPIO241	Input	0	0
GPIO242	243	GPIO242	Input	0	0
GPIO243	244	GPIO243	Input	0	0
GPIO244	245	GPIO244	Input	0	0
GPIO245	246	GPIO245	Input	0	0
GPIO246	247	GPIO246	Input	0	0
GPIO247	248	GPIO247	Input	0	0
GPIO248	249	GPIO248	Input	0	0
GPIO249	250	GPIO249	Input	0	0
GPIO250	251	GPIO250	Input	0	0
GPIO251	252	GPIO251	Input	0	0
GPIO252	253	GPIO252	Input	0	0
GPIO253	254	GPIO253	Input	0	0
GPIO254	255	GPIO254	Input	0	0
GPIO255	256	GPIO255	Input	0	0
GPIO256	257	GPIO256	Input	0	0
GPIO257	258	GPIO257	Input	0	0
GPIO258	259	GPIO258	Input	0	0
GPIO259	260	GPIO259	Input	0	0
GPIO260	261	GPIO260	Input	0	0
GPIO261	262	GPIO261	Input	0	0
GPIO262	263	GPIO262			

[illegible]


- Notes:**
1. Taguchi is also preferred for narrow width and low devices with lower number of lanes (that is, single or dual configurations), however further information is not required.
 2. In cases that more than one device is connected, the device with the highest lane count, should always be connected to the lower lanes, as follows:
 - Connect lane 0 of that device to lane 0.
 - Connect lane 1 of that device to lane 1.
 - Connect lane 2 of that device to lane 2.
- For example:
1. When using 1x4 + 2x4, the 0 lane device must use lanes 0-3.
 2. When using 1x4 + 1x2, if the 0 lane device must use lanes 0-3, and the 1 lane device must use lanes 0 and 1, the 0 lane device must use lanes 0 and 1, and the 1 lane device must use lanes 2 and 3.
 3. When using 1x4 + 1x2 + 1x1, the 0 lane device must use lanes 0 and 1, the 1 lane device must use lanes 2 and 3, and the 2 lane device must use lanes 4 and 5.

31.1.4 Disabling and Termination Guidelines for the Intel® High Definition Audio Interface


When HDA_SQIN[1:0], DSPA_SQIN interface is not implemented on the platform the signal pin(s) may be left unconnected.

When the Dita[®] Display Audio interface is not implemented, PROC_AUDIO_CXA and PROC_AUDIO_SDI need to be terminated to GND via a 50-ohm pull-down resistor (i.e., $\sim 50\Omega$). PROC_AUDIO_SDO can be left unconnected.


Memory Channel A



Memory Channel B





Main Board





Main Board

J5001F		
A10	VSS1_1	VSS1_2
A12	VSS1_3	VSS1_4
A14	VSS1_5	VSS1_6
A16	VSS1_7	VSS1_8
A18	VSS1_9	VSS1_10
A20	VSS1_11	VSS1_12
A22	VSS1_13	VSS1_14
A24	VSS1_15	VSS1_16
A26	VSS1_17	VSS1_18
A28	VSS1_19	VSS1_20
A30	VSS1_21	VSS1_22
A32	VSS1_23	VSS1_24
A34	VSS1_25	VSS1_26
A36	VSS1_27	VSS1_28
A38	VSS1_29	VSS1_30
A40	VSS1_31	VSS1_32
A42	VSS1_33	VSS1_34
A44	VSS1_35	VSS1_36
A46	VSS1_37	VSS1_38
A48	VSS1_39	VSS1_40
A50	VSS1_41	VSS1_42
A52	VSS1_43	VSS1_44
A54	VSS1_45	VSS1_46
A56	VSS1_47	VSS1_48
A58	VSS1_49	VSS1_50
A60	VSS1_51	VSS1_52
A62	VSS1_53	VSS1_54
A64	VSS1_55	VSS1_56
A66	VSS1_57	VSS1_58
A68	VSS1_59	VSS1_60
A70	VSS1_61	VSS1_62
A72	VSS1_63	VSS1_64
A74	VSS1_65	VSS1_66
A76	VSS1_67	VSS1_68
A78	VSS1_69	VSS1_70
A80	VSS1_71	VSS1_72
A82	VSS1_73	VSS1_74
A84	VSS1_75	VSS1_76
A86	VSS1_77	VSS1_78
A88	VSS1_79	VSS1_80
A90	VSS1_81	VSS1_82
A92	VSS1_83	VSS1_84
A94	VSS1_85	VSS1_86
A96	VSS1_87	VSS1_88
A98	VSS1_89	VSS1_90
A100	VSS1_91	VSS1_92
A102	VSS1_93	VSS1_94
A104	VSS1_95	VSS1_96
A106	VSS1_97	VSS1_98
A108	VSS1_99	VSS1_100
A110	VSS1_101	VSS1_102
A112	VSS1_103	VSS1_104
A114	VSS1_105	VSS1_106
A116	VSS1_107	VSS1_108
A118	VSS1_109	VSS1_110
A120	VSS1_111	VSS1_112
A122	VSS1_113	VSS1_114
A124	VSS1_115	VSS1_116
A126	VSS1_117	VSS1_118
A128	VSS1_119	VSS1_120
A130	VSS1_121	VSS1_122
A132	VSS1_123	VSS1_124
A134	VSS1_125	VSS1_126
A136	VSS1_127	VSS1_128
A138	VSS1_129	VSS1_130
A140	VSS1_131	VSS1_132
A142	VSS1_133	VSS1_134
A144	VSS1_135	VSS1_136
A146	VSS1_137	VSS1_138
A148	VSS1_139	VSS1_140
A150	VSS1_141	VSS1_142
A152	VSS1_143	VSS1_144
A154	VSS1_145	VSS1_146
A156	VSS1_147	VSS1_148
A158	VSS1_149	VSS1_150
A160	VSS1_151	VSS1_152
A162	VSS1_153	VSS1_154
A164	VSS1_155	VSS1_156
A166	VSS1_157	VSS1_158
A168	VSS1_159	VSS1_160
A170	VSS1_161	VSS1_162
A172	VSS1_163	VSS1_164
A174	VSS1_165	VSS1_166
A176	VSS1_167	VSS1_168
A178	VSS1_169	VSS1_170
A180	VSS1_171	VSS1_172
A182	VSS1_173	VSS1_174
A184	VSS1_175	VSS1_176
A186	VSS1_177	VSS1_178
A188	VSS1_179	VSS1_180
A190	VSS1_181	VSS1_182
A192	VSS1_183	VSS1_184
A194	VSS1_185	VSS1_186
A196	VSS1_187	VSS1_188
A198	VSS1_189	VSS1_190
A200	VSS1_191	VSS1_192
A202	VSS1_193	VSS1_194
A204	VSS1_195	VSS1_196
A206	VSS1_197	VSS1_198
A208	VSS1_199	VSS1_200
A210	VSS1_201	VSS1_202
A212	VSS1_203	VSS1_204
A214	VSS1_205	VSS1_206
A216	VSS1_207	VSS1_208
A218	VSS1_209	VSS1_210
A220	VSS1_211	VSS1_212
A222	VSS1_213	VSS1_214
A224	VSS1_215	VSS1_216
A226	VSS1_217	VSS1_218
A228	VSS1_219	VSS1_220
A230	VSS1_221	VSS1_222
A232	VSS1_223	VSS1_224
A234	VSS1_225	VSS1_226
A236	VSS1_227	VSS1_228
A238	VSS1_229	VSS1_230
A240	VSS1_231	VSS1_232
A242	VSS1_233	VSS1_234
A244	VSS1_235	VSS1_236
A246	VSS1_237	VSS1_238
A248	VSS1_239	VSS1_240
A250	VSS1_241	VSS1_242
A252	VSS1_243	VSS1_244
A254	VSS1_245	VSS1_246
A256	VSS1_247	VSS1_248
A258	VSS1_249	VSS1_250
A260	VSS1_251	VSS1_252
A262	VSS1_253	VSS1_254
A264	VSS1_255	VSS1_256
A266	VSS1_257	VSS1_258
A268	VSS1_259	VSS1_260
A270	VSS1_261	VSS1_262
A272	VSS1_263	VSS1_264
A274	VSS1_265	VSS1_266
A276	VSS1_267	VSS1_268
A278	VSS1_269	VSS1_270
A280	VSS1_271	VSS1_272
A282	VSS1_273	VSS1_274
A284	VSS1_275	VSS1_276
A286	VSS1_277	VSS1_278
A288	VSS1_279	VSS1_280
A290	VSS1_281	VSS1_282
A292	VSS1_283	VSS1_284
A294	VSS1_285	VSS1_286
A296	VSS1_287	VSS1_288
A298	VSS1_289	VSS1_290
A300	VSS1_291	VSS1_292
A302	VSS1_293	VSS1_294
A304	VSS1_295	VSS1_296
A306	VSS1_297	VSS1_298
A308	VSS1_299	VSS1_300
A310	VSS1_301	VSS1_302
A312	VSS1_303	VSS1_304
A314	VSS1_305	VSS1_306
A316	VSS1_307	VSS1_308
A318	VSS1_309	VSS1_310
A320	VSS1_311	VSS1_312
A322	VSS1_313	VSS1_314
A324	VSS1_315	VSS1_316
A326	VSS1_317	VSS1_318
A328	VSS1_319	VSS1_320
A330	VSS1_321	VSS1_322
A332	VSS1_323	VSS1_324
A334	VSS1_325	VSS1_326
A336	VSS1_327	VSS1_328
A338	VSS1_329	VSS1_330
A340	VSS1_331	VSS1_332
A342	VSS1_333	VSS1_334
A344	VSS1_335	VSS1_336
A346	VSS1_337	VSS1_338
A348	VSS1_339	VSS1_340
A350	VSS1_341	VSS1_342
A352	VSS1_343	VSS1_344
A354	VSS1_345	VSS1_346
A356	VSS1_347	VSS1_348
A358	VSS1_349	VSS1_350
A360	VSS1_351	VSS1_352
A362	VSS1_353	VSS1_354
A364	VSS1_355	VSS1_356
A366	VSS1_357	VSS1_358
A368	VSS1_359	VSS1_360
A370	VSS1_361	VSS1_362
A372	VSS1_363	VSS1_364
A374	VSS1_365	VSS1_366
A376	VSS1_367	VSS1_368
A378	VSS1_369	VSS1_370
A380	VSS1_371	VSS1_372
A382	VSS1_373	VSS1_374
A384	VSS1_375	VSS1_376
A386	VSS1_377	VSS1_378
A388	VSS1_379	VSS1_380
A390	VSS1_381	VSS1_382
A392	VSS1_383	VSS1_384
A394	VSS1_385	VSS1_386
A396	VSS1_387	VSS1_388
A398	VSS1_389	VSS1_390
A400	VSS1_391	VSS1_392
A402	VSS1_393	VSS1_394
A404	VSS1_395	VSS1_396
A406	VSS1_397	VSS1_398
A408	VSS1_399	VSS1_400
A410	VSS1_401	VSS1_402
A412	VSS1_403	VSS1_404
A414	VSS1_405	VSS1_406
A416	VSS1_407	VSS1_408
A418	VSS1_409	VSS1_410
A420	VSS1_411	VSS1_412
A422	VSS1_413	VSS1_414
A424	VSS1_415	VSS1_416
A426	VSS1_417	VSS1_418
A428	VSS1_419	VSS1_420
A430	VSS1_421	VSS1_422
A432	VSS1_423	VSS1_424
A434	VSS1_425	VSS1_426
A436	VSS1_427	VSS1_428
A438	VSS1_429	VSS1_430
A440	VSS1_431	VSS1_432
A442	VSS1_433	VSS1_434
A444	VSS1_435	VSS1_436
A446	VSS1_437	VSS1_438
A448	VSS1_439	VSS1_440
A450	VSS1_441	VSS1_442
A452	VSS1_443	VSS1_444
A454	VSS1_445	VSS1_446
A456	VSS1_447	VSS1_448
A458	VSS1_449	VSS1_450
A460	VSS1_451	VSS1_452
A462	VSS1_453	VSS1_454
A464	VSS1_455	VSS1_456
A466	VSS1_457	VSS1_458
A468	VSS1_459	VSS1_460
A470	VSS1_461	VSS1_462
A472	VSS1_463	VSS1_464
A474	VSS1_465	VSS1_466
A476	VSS1_467	VSS1_468
A478	VSS1_469	VSS1_470
A480	VSS1_471	VSS1_472
A482	VSS1_473	VSS1_474
A484	VSS1_475	VSS1_476
A486	VSS1_477	VSS1_478
A488	VSS1_479	VSS1_480
A490	VSS1_481	VSS1_482
A492	VSS1_483	VSS1_484
A494	VSS1_485	VSS1_486
A496	VSS1_487	VSS1_488
A498	VSS1_489	VSS1_490
A500	VSS1_491	VSS1_492
A502	VSS1_493	VSS1_494
A504	VSS1_495	VSS1_496
A506	VSS1_497	VSS1_498
A508	VSS1_499	VSS1_500
A510	VSS1_501	VSS1_502
A512	VSS1_503	VSS1_504
A514	VSS1_505	VSS1_506
A516	VSS1_507	VSS1_508
A518	VSS1_509	VSS1_510
A520	VSS1_511	VSS1_512
A522	VSS1_513	VSS1_514
A524	VSS1_515	VSS1_516
A526	VSS1_517	VSS1_518
A528	VSS1_519	VSS1_520
A530	VSS1_521	VSS1_522
A532	VSS1_523	VSS1_524
A534	VSS1_525	VSS1_526
A536	VSS1_527	VSS1_528
A538	VSS1_529	VSS1_530
A540	VSS1_531	VSS1_532
A542	VSS1_533	VSS1_534
A544	VSS1_535	VSS1_536
A546	VSS1_537	VSS1_538
A548	VSS1_539	VSS1_540
A550	VSS1_541	VSS1_542
A552	VSS1_543	VSS1_544
A554	VSS1_545	VSS1_546
A556	VSS1_547	VSS1_548
A558	VSS1_549	VSS1_550
A560	VSS1_551	VSS1_552
A562	VSS1_553	VSS1_554
A564	VSS1_555	VSS1_556
A566	VSS1_557	VSS1_558
A568	VSS1_559	VSS1_560
A570	VSS1_561	VSS1_562
A572	VSS1_563	VSS1_564
A574	VSS1_565	VSS1_566
A576	VSS1_567	VSS1_568
A578	VSS1_569	VSS1_570
A580	VSS1_571	VSS1_572
A582	VSS1_573	VSS1_574
A584	VSS1_575	VSS1_576
A586	VSS1_577	VSS1_578
A588	VSS1_579	VSS1_580
A590	VSS1_581	VSS1_582
A592	VSS1_583	VSS1_584
A594	VSS1_585	VSS1_586
A596	VSS1_587	VSS1_588
A598	VSS1_589	VSS1_590
A600	VSS1_591	VSS1_592
A602	VSS1_593	VSS1_594
A604	VSS1_595	VSS1_596
A606	VSS1_597	VSS1_598
A608	VSS1_599	VSS1_600
A610	VSS1_601	VSS1_602
A612	VSS1_603	VSS1_604
A614	VSS1_605	VSS1_606
A616	VSS1_607	VSS1_608
A618	VSS1_609	VSS1_610
A620	VSS1_611	VSS1_612
A622	VSS1_613	VSS1_614
A624	VSS1_615	VSS1_616
A626	VSS1_617	VSS1_618
A628	VSS1_619	VSS1_620
A630	VSS1_621	VSS1_622
A632	VSS1_623	VSS1_624
A634	VSS1_625	VSS1_626
A636	VSS1_627	VSS1_628
A638	VSS1_629	VSS1_630
A640	VSS1_631	VSS1_632
A642	VSS1_633	VSS1_634
A644	VSS1_635	VSS1_636
A646	VSS1_637	VSS1_638
A648	VSS1_639	VSS1_640
A650	VSS1_641	VSS1_642
A652	VSS1_643	VSS1_644
A654	VSS1_645	VSS1_646
A656	VSS1_647	VSS1_648
A658	VSS1_649	VSS1_650
A660	VSS1_651	VSS1_652
A662	VSS1_653	VSS1_654
A664	VSS1_655	VSS1_656
A666	VSS1_657	VSS1_658
A668	VSS1_659	VSS1_660
A670	VSS1_661	VSS1_662
A672	VSS1_663	VSS1_664
A674	VSS1_665	VSS1_666
A676	VSS1_667	VSS1_668
A678	VSS1_669	VSS1_670
A680	VSS1_671	VSS1_672
A682	VSS1_673	VSS1_674
A684	VSS1_675	VSS1_676
A686	VSS1_677	VSS1_678
A688	VSS1_679	VSS1_680
A690	VSS1_681	VSS1_682
A692	VSS1_683	VSS1_684
A694	VSS1_685	VSS1_686
A696		









SODIMM CHA-DIMM0 TOP H4.0mm REV (J1401)

12002-0000600
DDR4 DIMM 260P 4H REV



Main Board





Main Source	1st PWR	2nd PWR
AC_BAT_VSS	+1.2V	+VTT (0.6V From J08600)
	+3V0_DSW	V_A_VDDCA (0.6V From +1.2V)
		+VSS
		+2.5V

ASUS		Project Name	Rev
CMB0105			1.1
Title : DIM DDR4 SO DIMM A1			
Rev	Chgt	ASUS COMPUTER INC. Engineer	EE
Date : Tuesday, December 10, 2019		Rev	1.1


SO-DIMM that do not support BCC (x44 only) will
have 15m APO with 800MHz not allowed.
SO-DIMM that support BCC (x72) will use a
combined 800MHz/800MHz, instead with 800MHz x44.

800MHz OR BCC DIMM: KEEP A PULL UP OF 10 KΩ IN PIN 26



SO-DIMMs that do not support ECC (x64 only) will use the SPD with EVENT# not wired.
SO-DIMMs that support ECC (x72) will use a combined SPD/Thermal Sensor with EVENT# wired.


EVENT# ON SOC DIMM: KEEP A FULL UP IF NO PIN IN PCW



Main Source	1st PWR	2nd PWR
AC_BAT_SYS	+1.2V	+VTT (0.6V From PWR600)
		M_A_VREFCA (0.6V From +1.2V)
	+3V3_DSW	+3V3
		+2.5V




CFL H DDR4 50-DIMM V_{REF-CA} Overview




Vref for CHA_DIMM0
CHA_DIMM1


Main Board













CFL H DDR4 x16 Memory Down V_{REF-CA} Overview



Vref for CHB_DIMM0
CHB_DIMM1



ASUS		Project Name	Rev
GMS01G5			2.1
Title : DIM_CA/DQ/Wege			
Size	Dept.	ASUSTW COMPUTER INC. Engineer:	NB1 RD2 EE1
2			
Date: Wednesday, January 17, 2018		Draw	18 of 102



USB Setting

USB 2.0	USB 3.0
USB2_01	USB3_01
USB2_02	USB3_02
USB2_03	USB3_0 type A
USB2_04	USB3_0 type A
USB2_05	USB3_0 type A
USB2_06	USB3_0 type A
USB2_07	Card Reader
USB2_08	802.11 WLAN
USB2_09	Camera
USB2_10	Hi-Key + HS IC control
USB2_11	BT
USB2_12	Tablet GK
USB2_13	TBT
USB2_14	


CM501G6 PCIe/SATA Function define

PCIE-01	Function	PCIE-02	Function
PCIE-03	USB3 Card Reader	PCIE-13	SATA HDD
PCIE-04		PCIE-14	SATA SSD
PCIE-05		PCIE-15	WLAN AC
PCIE-06	TBT AR	PCIE-16	PCIE /SATA SSD
PCIE-07	TBT AR	PCIE-17	PCIE SSD
PCIE-08	TBT AR	PCIE-18	PCIE SSD
PCIE-09	PCIE /SATA SSD	PCIE-19	PCIE SSD
PCIE-10	PCIE SSD	PCIE-20	PCIE SSD
PCIE-11	SATA-0A	PCIE-21	GLAN
PCIE-12	SATA-1A	PCIE-22	GLAN
		PCIE-23	
		PCIE-24	

	Function
CLREQ0-0	DGPU
CLREQ0-1	
CLREQ0-2	WLAN-AC
CLREQ0-3	
CLREQ0-4	GLAN
CLREQ0-5	TBT AR
CLREQ0-6	PCIE SSD
CLREQ0-7	PCIE SSD
CLREQ0-8	
CLREQ0-9	
CLREQ0-10~15	







USB 3.0 Pin for CR




Main Board



ASUS	CM501G6
PCIE	PCIE /SATA/USB/MSDC
Rev	1.0
Eng	ASUS/CM501G6/CM501G6
Rev	1.0



Main Board




ASUS		Project Name	Rev
		GM501GS	1.1
Title : PCH_VDS.eDBP			
Size	Dept.	ASUSTek COMPUTER INC. Engineer:	NB1 RD2 EE1
Date: Wednesday, January 17, 2018	Sheet	23	of 100



PC Health (PC Health) data table:


Index	PC Health	PC Health	PC Health	PC Health
Index	PC Health	PC Health	PC Health	PC Health
Index	PC Health	PC Health	PC Health	PC Health
Index	PC Health	PC Health	PC Health	PC Health

5. 根據 BIOS 在 KB ID 讀取的部分, 額外加入 Reverse code, 以符合第 1 張 table




PC Health (PC Health) data table:

Index	PC Health	PC Health	PC Health	PC Health
Index	PC Health	PC Health	PC Health	PC Health
Index	PC Health	PC Health	PC Health	PC Health
Index	PC Health	PC Health	PC Health	PC Health











EPID Voltage Level

Group	Power pin	Power option	Power plane
DP4_4	DP4DP4A	3.3V	V3302A
DP4_8	DP4DP4B	3.3V	V3302B
DP4_C	DP4DP4C	3.3V	V3302C
DP4_D	DP4DP4D	3.0V or 3.3V	V1_V3302D
DP4_E	DP4DP4E	3.3V	V3302E
DP4_F	DP4DP4F	3.3V	V3302F
DP4_G	DP4DP4G	3.3V	V3302G
DP4_H	DP4DP4H	DP4DP4H, DP4DP4H, DP4DP4H, DP4DP4H	V3302H
DP4_I	DP4DP4I	3.3V	V3302I
DP4_J	DP4DP4J	3.3V	V3302J
DP4_K	DP4DP4K	3.3V	V3302K
DP4_L	DP4DP4L	3.3V	V3302L
DP4_M	DP4DP4M	3.3V	V3302M
DP4_N	DP4DP4N	3.3V	V3302N
DP4_O	DP4DP4O	3.3V	V3302O
DP4_P	DP4DP4P	3.3V	V3302P
DP4_Q	DP4DP4Q	3.3V	V3302Q
DP4_R	DP4DP4R	3.3V	V3302R
DP4_S	DP4DP4S	3.3V	V3302S
DP4_T	DP4DP4T	3.3V	V3302T
DP4_U	DP4DP4U	3.3V	V3302U
DP4_V	DP4DP4V	3.3V	V3302V
DP4_W	DP4DP4W	3.3V	V3302W
DP4_X	DP4DP4X	3.3V	V3302X
DP4_Y	DP4DP4Y	3.3V	V3302Y
DP4_Z	DP4DP4Z	3.3V	V3302Z
DP4_AA	DP4DP4A	3.3V	V3302A
DP4_AB	DP4DP4B	3.3V	V3302B
DP4_AC	DP4DP4C	3.3V	V3302C
DP4_AD	DP4DP4D	3.3V	V3302D
DP4_AE	DP4DP4E	3.3V	V3302E
DP4_AF	DP4DP4F	3.3V	V3302F
DP4_AG	DP4DP4G	3.3V	V3302G
DP4_AH	DP4DP4H	3.3V	V3302H
DP4_AI	DP4DP4I	3.3V	V3302I
DP4_AJ	DP4DP4J	3.3V	V3302J
DP4_AK	DP4DP4K	3.3V	V3302K
DP4_AL	DP4DP4L	3.3V	V3302L
DP4_AM	DP4DP4M	3.3V	V3302M
DP4_AN	DP4DP4N	3.3V	V3302N
DP4_AO	DP4DP4O	3.3V	V3302O
DP4_AP	DP4DP4P	3.3V	V3302P
DP4_AQ	DP4DP4Q	3.3V	V3302Q
DP4_AR	DP4DP4R	3.3V	V3302R
DP4_AS	DP4DP4S	3.3V	V3302S
DP4_AT	DP4DP4T	3.3V	V3302T
DP4_AU	DP4DP4U	3.3V	V3302U
DP4_AV	DP4DP4V	3.3V	V3302V
DP4_AW	DP4DP4W	3.3V	V3302W
DP4_AX	DP4DP4X	3.3V	V3302X
DP4_AY	DP4DP4Y	3.3V	V3302Y
DP4_AZ	DP4DP4Z	3.3V	V3302Z
DP4_BA	DP4DP4A	3.3V	V3302A
DP4_BB	DP4DP4B	3.3V	V3302B
DP4_BC	DP4DP4C	3.3V	V3302C
DP4_BD	DP4DP4D	3.3V	V3302D
DP4_BE	DP4DP4E	3.3V	V3302E
DP4_BF	DP4DP4F	3.3V	V3302F
DP4_BG	DP4DP4G	3.3V	V3302G
DP4_BH	DP4DP4H	3.3V	V3302H
DP4_BI	DP4DP4I	3.3V	V3302I
DP4_BJ	DP4DP4J	3.3V	V3302J
DP4_BK	DP4DP4K	3.3V	V3302K
DP4_BL	DP4DP4L	3.3V	V3302L
DP4_BM	DP4DP4M	3.3V	V3302M
DP4_BN	DP4DP4N	3.3V	V3302N
DP4_BO	DP4DP4O	3.3V	V3302O
DP4_BP	DP4DP4P	3.3V	V3302P
DP4_BQ	DP4DP4Q	3.3V	V3302Q
DP4_BR	DP4DP4R	3.3V	V3302R
DP4_BS	DP4DP4S	3.3V	V3302S
DP4_BT	DP4DP4T	3.3V	V3302T
DP4_BU	DP4DP4U	3.3V	V3302U
DP4_BV	DP4DP4V	3.3V	V3302V
DP4_BW	DP4DP4W	3.3V	V3302W
DP4_BX	DP4DP4X	3.3V	V3302X
DP4_BY	DP4DP4Y	3.3V	V3302Y
DP4_BZ	DP4DP4Z	3.3V	V3302Z
DP4_CA	DP4DP4A	3.3V	V3302A
DP4_CB	DP4DP4B	3.3V	V3302B
DP4_CC	DP4DP4C	3.3V	V3302C
DP4_CD	DP4DP4D	3.3V	V3302D
DP4_CE	DP4DP4E	3.3V	V3302E
DP4_CF	DP4DP4F	3.3V	V3302F
DP4.CG	DP4DP4G	3.3V	V3302G
DP4_CH	DP4DP4H	3.3V	V3302H
DP4_CI	DP4DP4I	3.3V	V3302I
DP4_CJ	DP4DP4J	3.3V	V3302J
DP4_CK	DP4DP4K	3.3V	V3302K
DP4_CL	DP4DP4L	3.3V	V3302L
DP4_CM	DP4DP4M	3.3V	V3302M
DP4_CN	DP4DP4N	3.3V	V3302N
DP4_CO	DP4DP4O	3.3V	V3302O
DP4_CP	DP4DP4P	3.3V	V3302P
DP4_CQ	DP4DP4Q	3.3V	V3302Q
DP4_CR	DP4DP4R	3.3V	V3302R
DP4_CS	DP4DP4S	3.3V	V3302S
DP4_CT	DP4DP4T	3.3V	V3302T
DP4_CU	DP4DP4U	3.3V	V3302U
DP4_CV	DP4DP4V	3.3V	V3302V
DP4_CW	DP4DP4W	3.3V	V3302W
DP4_CX	DP4DP4X	3.3V	V3302X
DP4_CY	DP4DP4Y	3.3V	V3302Y
DP4_CZ	DP4DP4Z	3.3V	V3302Z
DP4_DA	DP4DP4A	3.3V	V3302A
DP4_DB	DP4DP4B	3.3V	V3302B
DP4_DC	DP4DP4C	3.3V	V3302C
DP4_DD	DP4DP4D	3.3V	V3302D
DP4_DE	DP4DP4E	3.3V	V3302E
DP4_DF	DP4DP4F	3.3V	V3302F
DP4.DG	DP4DP4G	3.3V	V3302G
DP4_DH	DP4DP4H	3.3V	V3302H
DP4_DI	DP4DP4I	3.3V	V3302I
DP4_DJ	DP4DP4J	3.3V	V3302J
DP4_DK	DP4DP4K	3.3V	V3302K
DP4_DL	DP4DP4L	3.3V	V3302L
DP4_DM	DP4DP4M	3.3V	V3302M
DP4_DN	DP4DP4N	3.3V	V3302N
DP4_DO	DP4DP4O	3.3V	V3302O
DP4_DP	DP4DP4P	3.3V	V3302P
DP4_DQ	DP4DP4Q	3.3V	V3302Q
DP4_DR	DP4DP4R	3.3V	V3302R
DP4_DS	DP4DP4S	3.3V	V3302S
DP4_DT	DP4DP4T	3.3V	V3302T
DP4_DU	DP4DP4U	3.3V	V3302U
DP4_DV	DP4DP4V	3.3V	V3302V
DP4_DW	DP4DP4W	3.3V	V3302W
DP4_DX	DP4DP4X	3.3V	V3302X
DP4_DY	DP4DP4Y	3.3V	V3302Y
DP4_DZ	DP4DP4Z	3.3V	V3302Z
DP4_EA	DP4DP4A	3.3V	V3302A
DP4_EB	DP4DP4B	3.3V	V3302B
DP4_EC	DP4DP4C	3.3V	V3302C
DP4_ED	DP4DP4D	3.3V	V3302D
DP4_EE	DP4DP4E	3.3V	V3302E
DP4_EF	DP4DP4F	3.3V	V3302F
DP4.EG	DP4DP4G	3.3V	V3302G
DP4_EH	DP4DP4H	3.3V	V3302H
DP4_EI	DP4DP4I	3.3V	V3302I
DP4_EJ	DP4DP4J	3.3V	V3302J
DP4_EK	DP4DP4K	3.3V	V3302K
DP4_EL	DP4DP4L	3.3V	V3302L
DP4_EM	DP4DP4M	3.3V	V3302M
DP4_EN	DP4DP4N	3.3V	V3302N
DP4_EO	DP4DP4O	3.3V	V3302O
DP4_EP	DP4DP4P	3.3V	V3302P
DP4_EQ	DP4DP4Q	3.3V	V3302Q
DP4_ER	DP4DP4R	3.3V	V3302R
DP4_ES	DP4DP4S	3.3V	V3302S
DP4_ET	DP4DP4T	3.3V	V3302T
DP4_EU	DP4DP4U	3.3V	V3302U
DP4_EV	DP4DP4V	3.3V	V3302V
DP4_EW	DP4DP4W	3.3V	V3302W
DP4_EX	DP4DP4X	3.3V	V3302X
DP4_EY	DP4DP4Y	3.3V	V3302Y
DP4_EZ	DP4DP4Z	3.3V	V3302Z
DP4_FA	DP4DP4A	3.3V	V3302A
DP4_FB	DP4DP4B	3.3V	V3302B
DP4_FC	DP4DP4C	3.3V	V3302C
DP4_FD	DP4DP4D	3.3V	V3302D
DP4_FE	DP4DP4E	3.3V	V3302E
DP4_FF	DP4DP4F	3.3V	V3302F
DP4.FG	DP4DP4G	3.3V	V3302G
DP4_FH	DP4DP4H	3.3V	V3302H
DP4_FI	DP4DP4I	3.3V	V3302I
DP4_FJ	DP4DP4J	3.3V	V3302J
DP4_FK	DP4DP4K	3.3V	V3302K
DP4_FL	DP4DP4L	3.3V	V3302L
DP4_FM	DP4DP4M	3.3V	V3302M
DP4_FN	DP4DP4N	3.3V	V3302N
DP4 FO	DP4DP4O	3.3V	V3302O
DP4_FP	DP4DP4P	3.3V	V3302P
DP4_FQ	DP4DP4Q	3.3V	V3302Q
DP4_FR	DP4DP4R	3.3V	V3302R
DP4_FS	DP4DP4S	3.3V	V3302S
DP4_FT	DP4DP4T	3.3V	V3302T
DP4_FU	DP4DP4U	3.3V	V3302U
DP4_FV	DP4DP4V	3.3V	V3302V
DP4_FW	DP4DP4W	3.3V	V3302W
DP4_FX	DP4DP4X	3.3V	V3302X
DP4_FY	DP4DP4Y	3.3V	V3302Y
DP4_FZ	DP4DP4Z	3.3V	V3302Z
DP4_GA	DP4DP4A	3.3V	V3302A
DP4_GB	DP4DP4B	3.3V	V3302B
DP4_GC	DP4DP4C	3.3V	V3302C
DP4_GD	DP4DP4D	3.3V	V3302D
DP4_GE	DP4DP4E	3.3V	V3302E
DP4_GF	DP4DP4F	3.3V	V3302F
DP4.GG	DP4DP4G	3.3V	V3302G
DP4_GH	DP4DP4H	3.3V	V3302H
DP4_GI	DP4DP4I	3.3V	V3302I
DP4_GJ	DP4DP4J	3.3V	V3302J
DP4_GK	DP4DP4K	3.3V	V3302K
DP4_GL	DP4DP4L	3.3V	V3302L
DP4_GM	DP4DP4M	3.3V	V3302M
DP4_GN	DP4DP4N	3.3V	V3302N
DP4_GO	DP4DP4O	3.3V	V3302O
DP4_GP	DP4DP4P	3.3V	V3302P
DP4_GQ	DP4DP4Q	3.3V	V3302Q
DP4_GR	DP4DP4R	3.3V	V3302R
DP4_GS	DP4DP4S	3.3V	V3302S
DP4_GT	DP4DP4T	3.3V	V3302T
DP4_GU	DP4DP4U	3.3V	V3302U
DP4_GV	DP4DP4V	3.3V	V3302V
DP4_GW	DP4DP4W	3.3V	V3302W
DP4_GX	DP4DP4X	3.3V	V3302X
DP4_GY	DP4DP4Y	3.3V	V3302Y
DP4_GZ	DP4DP4Z	3.3V	V3302Z
DP4_HA	DP4DP4A	3.3V	V3302A
DP4_HB	DP4DP4B	3.3V	V3302B
DP4_HC	DP4DP4C	3.3V	V3302C
DP4_HD	DP4DP4D	3.3V	V3302D
DP4_HE	DP4DP4E	3.3V	V3302E
DP4_HF	DP4DP4F	3.3V	V3302F
DP4.HG	DP4DP4G	3.3V	V3302G
DP4_HH	DP4DP4H	3.3V	V3302H
DP4_HI	DP4DP4I	3.3V	V3302I
DP4_HJ	DP4DP4J	3.3V	V3302J
DP4_HK	DP4DP4K	3.3V	V3302K
DP4_HL	DP4DP4L	3.3V	V3302L
DP4_HM	DP4DP4M	3.3V	V3302M
DP4_HN	DP4DP4N	3.3V	V3302N
DP4_HO	DP4DP4O	3.3V	V3302O
DP4_HP	DP4DP4P	3.3V	V3302P
DP4_HQ	DP4DP4Q	3.3V	V3302Q
DP4_HR	DP4DP4R	3.3V	V3302R
DP4_HS	DP4DP4S	3.3V	V3302S
DP4_HT	DP4DP4T	3.3V	V3302T
DP4_HU	DP4DP4U	3.3V	V3302U
DP4_HV	DP4DP4V	3.3V	V3302V
DP4_HW	DP4DP4W	3.3V	V3302W
DP4_HX	DP4DP4X	3.3V	V3302X
DP4_HY	DP4DP4Y	3.3V	V3302Y
DP4_HZ	DP4DP4Z	3.3V	V3302Z
DP4_IA	DP4DP4A	3.3V	V3302A
DP4_IB	DP4DP4B	3.3V	V3302B
DP4_IC	DP4DP4C	3.3V	V3302C
DP4_ID	DP4DP4D	3.3V	V3302D
DP4_IE	DP4DP4E	3.3V	V3302E
DP4_IF	DP4DP4F	3.3V	V3302F
DP4.IG	DP4DP4G	3.3V	V3302G
DP4_IH	DP4DP4H	3.3V	V3302H
DP4_II	DP4DP4I	3.3V	V3302I
DP4_IJ	DP4DP4J	3.3V	V3302J
DP4_IK	DP4DP4K	3.3V	V3302K
DP4_IL	DP4DP4L	3.3V	V3302L
DP4_IM	DP4DP4M	3.3V	V3302M
DP4_IN	DP4DP4N	3.3V	V3302N
DP4_IO	DP4DP4O	3.3V	V3302O
DP4_IP	DP4DP4P	3.3V	V3302P
DP4_IQ	DP4DP4Q	3.3V	V3302Q
DP4_IR	DP4DP4R	3.3V	V3302R
DP4_IS	DP4DP4S	3.3V	V3302S
DP4_IT	DP4DP4T	3.3V	V3302T
DP4_IU	DP4DP4U	3.3V	V3302U
DP4_IV	DP4DP4V	3.3V	V3302V
DP4_IW	DP4DP4W	3.3V	V3302W
DP4_IX	DP4DP4X	3.3V	V3302X
DP4_IY	DP4DP4Y	3.3V	V3302Y
DP4_IZ	DP4DP4Z	3.3V	V3302Z
DP4_JA	DP4DP4A	3.3V	V3302A
DP4_JB	DP4DP4B	3.3V	V3302B
DP4_JC	DP4DP4C	3.3V	V3302C
DP4_JD	DP4DP4D	3.3V	V3302D
DP4_JE	DP4DP4E	3.3V	V3302E
DP4_JF	DP4DP4F	3.3V	V3302F
DP4.JG	DP4DP4G	3.3V	V3302G
DP4_JH	DP4DP4H	3.3V	V3302H
DP4_JI	DP4DP4I	3.3V	V3302I
DP4_JJ	DP4DP4J	3.3V	V3302J
DP4_JK	DP4DP4K	3.3V	V3302K
DP4_JL	DP4DP4L	3.3V	V3302L
DP4_JM	DP4DP4M	3.3V	V3302M
DP4_JN	DP4DP4N	3.3V	V3302N
DP4_JO	DP4DP4O	3.3V	V3302O
DP4_JP	DP4DP4P	3.3V	V3302P
DP4_JQ	DP4DP4Q	3.3V	V3302Q
DP4_JR	DP4DP4R	3.3V	V3302R
DP4_JS	DP4DP4S	3.3V	V3302S
DP4_JT	DP4DP4T	3.3V	V3302T
DP4_JU	DP4DP4U	3.3V	V3302U
DP4_JV	DP4DP4V	3.3V	V3302V
DP4_JW	DP4DP4W	3.3V	V3302W
DP4_JX	DP4DP4X	3.3V	V3302X
DP4_JY	DP4DP4Y	3.3V	V3302Y
DP4_JZ	DP4DP4Z	3.3V	V3302Z
DP4_KA	DP4DP4A	3.3V	V3302A
DP4_KB	DP4DP4B	3.3V	V3302B
DP4_KC	DP4DP4C	3.3V	V3302C
DP4_KD	DP4DP4D	3.3V	V3302D
DP4_KE	DP4DP4E	3.3V	V3302E
DP4_KF	DP4DP4F	3.3V	V3302F
DP4.KG	DP4DP4G	3.3V	V3302G
DP4_KH	DP4DP4H	3.3V	V3302H
DP4_KI	DP4DP4I	3.3V	V3302I
DP4_KJ	DP4DP4J	3.3V	V3302J
DP4_KK	DP4DP4K	3.3V	V3302K</






SPI Power




SPI ROM

1st: 05006-0000900 FLASH MIC MX25LI28T3PM2-10G 128M SO8-SL


2nd: 05006-0000900 FLASH 05006-0000900



SMBus Interface



System Management Interface





For power sequence measurement, place on CPU & GPU side of PCB

Main Board




+1.0V_VCCPL1 -----> R0809
S_VCCST_PWRGD -----> R0420









Keyboard LED Connector





Main Board




Project Name		Title : KBC_KB & TP	
ASUS		Engineer: EE	
Rev	Project Name	Rev	Rev
0	07024-00200200	0	0.1
Date: Thursday, January 19, 2018		Date: 01-19-2018	




www.pearsoned.com.cn












For EC Reset N_key






Headphone & MIC single 4-Pole Jack








NGFF_SSD




SUSCLK option





HW_Control NGFF Device Sleep




SW Disable SSD Develop	Mount: R4002=0ohm, Unmount: R4001=0ohm
SW Enable SSD Develop	Unmount: R4002=0ohm, Mount: R4001=0ohm




eDP Switch




HDMI Switch



LPC Debug Port









2016/03/21



<Variant Name>

		Title :	DEBUG_LPC
ASUSTek COMPUTER INC. NB1		Engineer:	EE
Size	Project Name	Rev	
A	GM501GS	2.1	
Date: Wednesday, January 17, 2018		Sheet	44 of 102






Table 2. TUBB1/4B-DC3 Receptor Expression GFP+ Control


[illegible]

8.3.3 4-level inputs

The TUS8544-DC has (DC, EN, EQ1) (5), DPSQ1 (1), and USSQ1 (1) 4-level inputs pins that are used to control the adaptation gain and place TUS8544-DC into different modes of operation. These 4-level inputs utilize a resistor divider to help set the 4-level value and provide a wider range of control settings. There is an internal 30 k Ω pull-up and a 10 k Ω pull-down. These resistors, together with the external resistor connection combine to achieve the desired voltage level.

Table 1. 4-Level Control Pin Settings

LEVEL	SETTING
0	Option 1: The 1942 9% (GHI) Option 2: The 1942 9% (GHI)
10	The 1942 9% (GHI)
20	Fixed income (no spend)
30	Option 1: The 1942 9% (GHI) Option 2: The 1942 9% (GHI)



2020/9/23 05:34:31

















Figure 1 consists of four schematic diagrams (a, b, c, d) representing different configurations of a 1D Ising chain. Each diagram shows a horizontal chain of red circles representing spins, connected by green zigzag lines representing interactions. The chains are enclosed in blue boxes labeled 'Lattice'.


- (a) Nearest-neighbor interaction (J_1) and magnetic field (h). The chain is connected to a 'Lattice' box on the left and a 'Magnetic field' box on the right. The interaction is labeled J_1 and the magnetic field is labeled h .
- (b) Nearest-neighbor interaction (J_1) and nearest-neighbor interaction (J_2). The chain is connected to a 'Lattice' box on the left and a 'Magnetic field' box on the right. The interaction is labeled J_1 and the magnetic field is labeled h .
- (c) Nearest-neighbor interaction (J_1) and nearest-neighbor interaction (J_2) with a magnetic field (h). The chain is connected to a 'Lattice' box on the left and a 'Magnetic field' box on the right. The interaction is labeled J_1 and the magnetic field is labeled h .
- (d) Nearest-neighbor interaction (J_1) and nearest-neighbor interaction (J_2) with a magnetic field (h) and a magnetic field (h). The chain is connected to a 'Lattice' box on the left and a 'Magnetic field' box on the right. The interaction is labeled J_1 and the magnetic field is labeled h .




PWM CPU Fan



PWM VGA Fan1






CPU Thermal Sensor



Version Number

ASUS		Title : FAN_Thermal Sensor & Fan	
ASUS COMPUTER INC. Taiwan		Engineer: EE	
SKU	Product Name	GM501GS	Rev
0			2.1
Date: Working January 16, 2019		Drawn	00 of 00




<Variant Name>

ASUS		Title : XDD_HDD & ODD CON	
ASUSTek COMPUTER INC. NB1		Engineer: EE	
Size	Project Name	Rev	
A	GL703VS	2.1	
Date: Thursday, January 18, 2018		Sheet	51 of 102




USB3.0_PORT3




USB2.0 EMI-Protection With ECMF(PCB 1.2mm /Layer)

R15 From PCB USB2.0 Port




- Note :
1. This part & symbol only apply for standard PCB stack-up (e.g. 1.2mm / Layer) as defined in datasheet appendix I. Please check your project must matching the thickness, Df and Dk value of PCB every layer.
 2. CS210 & CS211 & CS212 & CS213 must replaced with 180pF 0201 capacitors and their tolerance of capacitance value is 5%.
 3. Pin7 & Pin8 & Pin1 & Pin12 & Pin13 must be connected to system ground.
 4. Pin14 to Pin17 are floated in regular scheme.

USB3.0 ESD-Protection



1st : 070328076030
ESD PROTECTION AZ1045-04F
2nd : 070328153010
ESD PROTECTION IP4284C210-TB

USB2.0 ESD-Protection





ESD01 ESD Diode
1st Source : PIN070324-0030000 AMAZING/AZ7039-04SP -R07G
2nd Source : PIN070324-00710000 NXP/PUS02240D

J201 USB3.0 Connector


1st Source : PIN12013-00080100 FORCONNUEA1 111-NA604M1-TN



2nd Source : PIN12013-00010000 FORCONNUEA1 111-NA604M1-TN
















GPU POWER SEQUENCE CONTROL



PCI EXPRESS_Graphics REVERSED Type PCIE X16








FBA Partition Memory (1 of 2)

MF=1 NLYKOK



R1.3-02 R1.3-05

1st PIN:03308-00337050 HYUNDAI-COOLING-MFR-FRZ (6-day) ,3tag: 0 x2
2nd: PIN:03308-00339300 SAMSUNG-WASH1325FC+H2O ,3tag: 1x3
3rd: PIN:03308-00339400 Midea-EVNN132BA00-60-F (6-day) ,3tag: 0x1


GDD5 MODE SELECTION

Model	RM	RMSE	RMSE
1	0.000	0.000	0.000
2	0.000	0.000	0.000
3	0.000	0.000	0.000
4	0.000	0.000	0.000

FBA Partition Memory (2 of 2)


Main Board

MF=0 Normal




FBB Partition Memory (1 of 2)

MF=1 Mirror



FBB Partition Memory (2 of 2)

MF=0 Normal



Pin 0-15

15: FBANK_0 (15) 15: FBANK_15 (15)

16: FBANK_0 (16) 16: FBANK_15 (16)

17: FBANK_0 (17) 17: FBANK_15 (17)

18: FBANK_0 (18) 18: FBANK_15 (18)

19: FBANK_0 (19) 19: FBANK_15 (19)

20: FBANK_0 (20) 20: FBANK_15 (20)

21: FBANK_0 (21) 21: FBANK_15 (21)

22: FBANK_0 (22) 22: FBANK_15 (22)

23: FBANK_0 (23) 23: FBANK_15 (23)

24: FBANK_0 (24) 24: FBANK_15 (24)

25: FBANK_0 (25) 25: FBANK_15 (25)

26: FBANK_0 (26) 26: FBANK_15 (26)

27: FBANK_0 (27) 27: FBANK_15 (27)

28: FBANK_0 (28) 28: FBANK_15 (28)

29: FBANK_0 (29) 29: FBANK_15 (29)

30: FBANK_0 (30) 30: FBANK_15 (30)


31: FBANK_0 (31) 31: FBANK_15 (31)

GDD5 MODE SELECTION

MODE	MF	FBANK	FBANK
0	0	0	0
1	1	1	1
2	2	2	2
3	3	3	3
4	4	4	4
5	5	5	5
6	6	6	6
7	7	7	7
8	8	8	8
9	9	9	9
10	10	10	10
11	11	11	11
12	12	12	12
13	13	13	13
14	14	14	14
15	15	15	15
16	16	16	16
17	17	17	17
18	18	18	18
19	19	19	19
20	20	20	20
21	21	21	21
22	22	22	22
23	23	23	23
24	24	24	24
25	25	25	25
26	26	26	26
27	27	27	27
28	28	28	28
29	29	29	29
30	30	30	30
31	31	31	31


MODE	MF	FBANK	FBANK
0	0	0	0
1	1	1	1
2	2	2	2
3	3	3	3
4	4	4	4
5	5	5	5
6	6	6	6
7	7	7	7
8	8	8	8
9	9	9	9
10	10	10	10
11	11	11	11
12	12	12	12
13	13	13	13
14	14	14	14
15	15	15	15
16	16	16	16
17	17	17	17
18	18	18	18
19	19	19	19
20	20	20	20
21	21	21	21
22	22	22	22
23	23	23	23
24	24	24	24
25	25	25	25
26	26	26	26
27	27	27	27
28	28	28	28
29	29	29	29
30	30	30	30
31	31	31	31

MF=1 Mirror



FBC Partition Memory (2 of 2)

MF=0 Normal



R1.3-02 R1.3-05

USE GDDR5 VRAM 128MB x 32 (512MB)

File: P:\N\23008-00030\00 HYNDX\45G\04-G4MFR-T2C (M-die)_Strap: 0 .x2

2nd: PIN:03008-00000200 SAMSUNG-W4GH1325FC-HC03 ,Step: 0x3

2nd: PIN:00008-00000400 Micron/CDW46220AAG-60-F (8-die) ,Strap: 0x


GDD5 MODE SELECTION

Model	RM	RMSE	RMSE
OLS	0	0	0.000
OLS	0	0.000	0.000
OLS (normal)	0.000	0.000	0
OLS (normal)	0.000	0.000	0.000




FBD Partition Memory (1 of 2)

MF=1 Mirror



FBD Partition Memory (2 of 2)

MF=0 Normal



R1.3-02 R1.3-25

USE GDDR5 VRAM 128Mb x 32 (512MB)

Part: PIN-03308-00030100 HYUNDAI5GC4+Q4MFR-T2C (M-die) ,5trap: 0 x2

2nd: P/N:03006-00030200 SAMSUNG-K4G41325FC-HC03 ,Strip: 0x3


3rd: P/N:03008-00030400 Micron/EDW4328ADG-00-F (B-die) ,Strap: 0x

GDD5 MODE SELECTION


MODE	MP	SD1	SD3
not	5	5	5000
all	5	5000	5000
all forward	5000	5000	5
all backward	5000	5000	5000




Channel A




Channel B






Channel C







Channel D








SWAN FMS_F30V0Q










Thermal Protection





Main Board





5.1.3 Unconnected signals (PC)
The following positions apply to standard M2 connectors:
• Powerup at 1000 pin
• From M2 to pin and back pin

DP (Intel Thunderbolt)




Coffee lake BMVP8 Power (For CPU)






+1.05VSUS [For PCH]




PT830* 請放置 PL8301附近請放置T case 21



+1.05VSUS Discharge for OFF sequence











圖 14-6 股份轉讓 + 12/31/95 total 股份對股東區不得小於 10% share


Adapter Mode (BIVP)							
	00	01	02	03	04	05	00 with USB-Charger*
PS_ON	1	1	1	1	1	1	1
AutoPower_On	1	1	1	1	1	1	1
Softbuck_On	1	1	1	1	1	1	1
Hardbuck_On	1	1	1	1	1	1	1
1.8VDD_On	1	1	1	1	0	1	0
BUCK1_PON	1	1	1	1	1	1	0
BUCK2_PON	1	1	0	1	0	1	0


Battery Mode (BVP/B)						
	BS	BS	BS	BS	BS	BS with USB Charger
BSL_ON	1	1	1	1	0	0
BSLDRM_ON	0	1	1	1	0	0
BSVDRM_ON	0	1	1	0	0	0
BSHTRM_ON	0	1	1	1	0	0
12VBSL_ON	0	1	1	1	0	0
BSHTRM_FPGA	0	1	1	0	0	0
BSHTRM_FPGA	0	1	1	0	0	0



Load Switch


Main Board







The diagram shows a 3D representation of a protein structure. A red box highlights a specific region of the protein, which appears to be a loop or a small domain. The protein is shown in a light blue/grey color, and the highlighted region is outlined in red. The structure is set against a white background.

Adaptor select		
	A Series	C Series
PR921	10m	5m
PR936		
14K	0.4V	30W
31.6K	0.8V	40W
56K	1.2V	45W
93.1K	1.6V	65W
150K	2.0V	75W
270K	2.4V	90W
560K	2.8V	120W






• NVVDD (For GPU)



- 1. GPU (NVIDIA GeForce 400)
- 2. GPU (NVIDIA GeForce 400)
- 3. GPU (NVIDIA GeForce 400)
- 4. GPU (NVIDIA GeForce 400)




+NVVDDS [For DGPU +NVVDD combine]



ASUS		Project Name	Rev
GMB510S			1.0
Title: P000003			
Rev	Rev	Rev	Rev
1.0	1.0	1.0	1.0
Date: 2023/03/01 10:00:00			


+FBVDDQ [For VRAM]

BOM (BOM List)		
Qty	Ref	Part No.
1	U1	U1: 1.5V
1	U2	U2: 1.5V
1	U3	U3: 1.5V
1	U4	U4: 1.5V
1	U5	U5: 1.5V
1	U6	U6: 1.5V
1	U7	U7: 1.5V
1	U8	U8: 1.5V
1	U9	U9: 1.5V
1	U10	U10: 1.5V
1	U11	U11: 1.5V
1	U12	U12: 1.5V
1	U13	U13: 1.5V
1	U14	U14: 1.5V
1	U15	U15: 1.5V
1	U16	U16: 1.5V
1	U17	U17: 1.5V
1	U18	U18: 1.5V
1	U19	U19: 1.5V
1	U20	U20: 1.5V
1	U21	U21: 1.5V
1	U22	U22: 1.5V
1	U23	U23: 1.5V
1	U24	U24: 1.5V
1	U25	U25: 1.5V
1	U26	U26: 1.5V
1	U27	U27: 1.5V
1	U28	U28: 1.5V
1	U29	U29: 1.5V
1	U30	U30: 1.5V
1	U31	U31: 1.5V
1	U32	U32: 1.5V
1	U33	U33: 1.5V
1	U34	U34: 1.5V
1	U35	U35: 1.5V
1	U36	U36: 1.5V
1	U37	U37: 1.5V
1	U38	U38: 1.5V
1	U39	U39: 1.5V
1	U40	U40: 1.5V
1	U41	U41: 1.5V
1	U42	U42: 1.5V
1	U43	U43: 1.5V
1	U44	U44: 1.5V
1	U45	U45: 1.5V
1	U46	U46: 1.5V
1	U47	U47: 1.5V
1	U48	U48: 1.5V
1	U49	U49: 1.5V
1	U50	U50: 1.5V
1	U51	U51: 1.5V
1	U52	U52: 1.5V
1	U53	U53: 1.5V
1	U54	U54: 1.5V
1	U55	U55: 1.5V
1	U56	U56: 1.5V
1	U57	U57: 1.5V
1	U58	U58: 1.5V
1	U59	U59: 1.5V
1	U60	U60: 1.5V
1	U61	U61: 1.5V
1	U62	U62: 1.5V
1	U63	U63: 1.5V
1	U64	U64: 1.5V
1	U65	U65: 1.5V
1	U66	U66: 1.5V
1	U67	U67: 1.5V
1	U68	U68: 1.5V
1	U69	U69: 1.5V
1	U70	U70: 1.5V
1	U71	U71: 1.5V
1	U72	U72: 1.5V
1	U73	U73: 1.5V
1	U74	U74: 1.5V
1	U75	U75: 1.5V
1	U76	U76: 1.5V
1	U77	U77: 1.5V
1	U78	U78: 1.5V
1	U79	U79: 1.5V
1	U80	U80: 1.5V
1	U81	U81: 1.5V
1	U82	U82: 1.5V
1	U83	U83: 1.5V
1	U84	U84: 1.5V
1	U85	U85: 1.5V
1	U86	U86: 1.5V
1	U87	U87: 1.5V
1	U88	U88: 1.5V
1	U89	U89: 1.5V
1	U90	U90: 1.5V
1	U91	U91: 1.5V
1	U92	U92: 1.5V
1	U93	U93: 1.5V
1	U94	U94: 1.5V
1	U95	U95: 1.5V
1	U96	U96: 1.5V
1	U97	U97: 1.5V
1	U98	U98: 1.5V
1	U99	U99: 1.5V
1	U100	U100: 1.5V





Imax= 25A
OCP= 70A
+FBVDDQ


PT5407 温度节点 P5407 温度节点 节点 21



		Project Name	Rev
		GM501GS	Rev. 1
Title : PW_+12VS_FAN			
Size	Dept.	Engineer:	
B	MS Power team	Edison	
Date: Thursday, January 18, 2018		Sheet	96 of 102




AC-IN Mode



AC-IN Mode

1 +3VA/+5VA/+3VA_EC
 (to EC) 2 EC_RST#
 (EC to power) 3 VSUS_ON
 +3VSUS/+5VSUS
 (PCH to EC) 4 ME_SusPwrDnAck
 (power to EC) 5 SUS_PWRGD
 (EC to PCH) 6 PM_RSMRST#
 (EC to PCH) 7 AC_PRESENT
 (to EC) 8 PWR_SW#
 (EC to PCH) 9 PM_PWRBTN#
 (PCH to EC) 10 PM_SLP_A#
 (PCH to EC) 11 PM_SUS#
 12 PM_SUS#/SLP_LAN#
 (PCH to EC) (PCH to power)
 +1.1VM_LAN
 (EC to power) ME_SLP_M_EC#
 +1.1VM/+3VM
 (EC to power) 13 SUSC_EC#
 +0.6V/+1.2V/+1.8V/+3V/+5V
 (EC to power) 14 SUSB_EC#
 +1.05V/+1.2V/+1.8V/+3V/+5V
 (power to EC) ME_VM_PWRGD
 (EC to PCH) ME_PWRCK
 15 SYSTEM_PWRGD
 +VTT_CPU
 (CPU to power) GFX_VB_ON
 16 +VTT_CPU_PWRGD/ 17 R_VTTPWRGD
 (power to CPU) (power to CPU)
 GFX_VID
 +VGFX_CORE
 (power to EC) GFX_PWRGD
 18 ALL_SYSTEM_PWRGD
 (EC to power) CPU_VRON
 19 +VCCIN
 CLK_PWRGD
 (Inversion of CLK_BM)
 (power to EC) 20 CORE_PWRGD
 (EC to PCH) 21 PM_PWRCK
 (PCH to CPU) R_DRAM_PWRGD
 (PCH to CPU) R_CPU_PWRGD
 (PCH to CPU) 22 RUP_PLT_RST#


 UX303JA Power-On Sequence
 Timing Diagram Rev.0.1


[illegible]